

# CONTENTS

<b>Foreword</b>	xiii
<b>Preface</b>	xv
<b>Acknowledgments</b>	xviii

<b>Chapter 1</b>	<b>Introduction to VHDL</b>	<b>1</b>
	<b>VHDL Terms</b>	<b>2</b>
	<b>Describing Hardware in VHDL</b>	<b>3</b>
	<b>Entity</b>	<b>3</b>
	<b>Architectures</b>	<b>4</b>
	<b>Concurrent Signal Assignment</b>	<b>5</b>
	<b>Event Scheduling</b>	<b>6</b>
	<b>Statement Concurrency</b>	<b>6</b>
	<b>Structural Designs</b>	<b>7</b>
	<b>Sequential Behavior</b>	<b>8</b>
	<b>Process Statements</b>	<b>9</b>
	<b>Process Declarative Region</b>	<b>9</b>
	<b>Process Statement Part</b>	<b>9</b>
	<b>Process Execution</b>	<b>10</b>
	<b>Sequential Statements</b>	<b>10</b>
	<b>Architecture Selection</b>	<b>11</b>
	<b>Configuration Statements</b>	<b>11</b>
	<b>Power of Configurations</b>	<b>12</b>
<b>Chapter 2</b>	<b>Behavioral Modeling</b>	<b>15</b>
	<b>Introduction to Behavioral Modeling</b>	<b>16</b>
	<b>Transport Versus Inertial Delay</b>	<b>20</b>
	<b>Inertial Delay</b>	<b>20</b>
	<b>Transport Delay</b>	<b>21</b>
	<b>Inertial Delay Model</b>	<b>22</b>
	<b>Transport Delay Model</b>	<b>23</b>
	<b>Simulation Deltas</b>	<b>23</b>
	<b>Drivers</b>	<b>27</b>
	<b>Driver Creation</b>	<b>27</b>
	<b>Bad Multiple Driver Model</b>	<b>28</b>
	<b>Generics</b>	<b>29</b>
	<b>Block Statements</b>	<b>31</b>
	<b>Guarded Blocks</b>	<b>35</b>

<b>Chapter 3    Sequential Processing</b>	<b>39</b>
<b>Process Statement</b>	<b>40</b>
<b>Sensitivity List</b>	<b>40</b>
<b>Process Example</b>	<b>40</b>
<b>Signal Assignment Versus Variable Assignment</b>	<b>42</b>
<b>Incorrect Mux Example</b>	<b>43</b>
<b>Correct Mux Example</b>	<b>45</b>
<b>Sequential Statements</b>	<b>46</b>
<b>IF Statements</b>	<b>47</b>
<b>CASE Statements</b>	<b>48</b>
<b>LOOP Statements</b>	<b>50</b>
<b>NEXT Statement</b>	<b>53</b>
<b>EXIT Statement</b>	<b>54</b>
<b>ASSERT Statement</b>	<b>56</b>
<b>Assertion BNF</b>	<b>57</b>
<b>WAIT Statements</b>	<b>59</b>
<b>WAIT ON Signal</b>	<b>62</b>
<b>WAIT UNTIL Expression</b>	<b>62</b>
<b>WAIT FOR time_expression</b>	<b>62</b>
<b>Multiple WAIT Conditions</b>	<b>63</b>
<b>WAIT Time-Out</b>	<b>64</b>
<b>Sensitivity List Versus WAIT Statement</b>	<b>66</b>
<b>Concurrent Assignment Problem</b>	<b>67</b>
<b>Passive Processes</b>	<b>70</b>
<b>Chapter 4    Data Types</b>	<b>73</b>
<b>Object Types</b>	<b>74</b>
<b>Signal</b>	<b>74</b>
<b>Variables</b>	<b>76</b>
<b>Constants</b>	<b>77</b>
<b>Data Types</b>	<b>78</b>
<b>Scalar Types</b>	<b>79</b>
<b>Composite Types</b>	<b>86</b>
<b>Incomplete Types</b>	<b>98</b>
<b>File Types</b>	<b>102</b>
<b>File Type Caveats</b>	<b>105</b>
<b>Subtypes</b>	<b>105</b>
<b>Chapter 5    Subprograms and Packages</b>	<b>109</b>
<b>Subprograms</b>	<b>110</b>
<b>Function</b>	<b>110</b>

Conversion Functions	113
Resolution Functions	119
Procedures	133
Packages	135
Package Declaration	136
Deferred Constants	136
Subprogram Declaration	137
Package Body	138
<b>Chapter 6     Predefined Attributes</b>	<b>143</b>
Value Kind Attributes	144
Value Type Attributes	144
Value Array Attributes	147
Value Block Attributes	149
Function Kind Attributes	151
Function Type Attributes	151
Function Array Attributes	154
Function Signal Attributes	156
Attributes 'EVENT and 'LAST_VALUE	157
Attribute 'LAST_EVENT	158
Attribute 'ACTIVE and 'LAST_ACTIVE	160
Signal Kind Attributes	160
Attribute 'DELAYED	161
Attribute 'STABLE	164
Attribute 'QUIET	166
Attribute 'TRANSACTION	168
Type Kind Attributes	169
Range Kind Attributes	170
<b>Chapter 7     Configurations</b>	<b>173</b>
Default Configurations	174
Component Configurations	176
Lower-Level Configurations	179
Entity-Architecture Pair Configuration	180
Port Maps	181
Mapping Library Entities	183
Generics in Configurations	185
Generic Value Specification in Architecture	188
Generic Specifications in Configurations	190
Board-Socket-Chip Analogy	195
Block Configurations	199
Architecture Configurations	201

<b>Chapter 8 Advanced Topics</b>	<b>205</b>
<b>Overloading</b>	<b>206</b>
<b>Subprogram Overloading</b>	<b>206</b>
<b>Overloading Operators</b>	<b>210</b>
<b>Aliases</b>	<b>215</b>
<b>Qualified Expressions</b>	<b>215</b>
<b>User-Defined Attributes</b>	<b>218</b>
<b>Generate Statements</b>	<b>220</b>
<b>Irregular Generate Statement</b>	<b>222</b>
<b>TextIO</b>	<b>224</b>
<b>Chapter 9 Synthesis</b>	<b>231</b>
<b>Register Transfer Level Description</b>	<b>232</b>
<b>Constraints</b>	<b>237</b>
<b>Timing Constraints</b>	<b>238</b>
<b>Clock Constraints</b>	<b>238</b>
<b>Attributes</b>	<b>239</b>
<b>Load</b>	<b>240</b>
<b>Drive</b>	<b>240</b>
<b>Arrival Time</b>	<b>240</b>
<b>Technology Libraries</b>	<b>241</b>
<b>Synthesis</b>	<b>243</b>
<b>Translation</b>	<b>243</b>
<b>Boolean Optimization</b>	<b>244</b>
<b>Flattening</b>	<b>245</b>
<b>Factoring</b>	<b>246</b>
<b>Mapping to Gates</b>	<b>247</b>
<b>Chapter 10 VHDL Synthesis</b>	<b>251</b>
<b>Simple Gate—Concurrent Assignment</b>	<b>252</b>
<b>IF Control Flow Statements</b>	<b>253</b>
<b>Case Control Flow Statements</b>	<b>256</b>
<b>Simple Sequential Statements</b>	<b>257</b>
<b>Asynchronous Reset</b>	<b>259</b>
<b>Asynchronous Preset and Clear</b>	<b>261</b>
<b>More Complex Sequential Statements</b>	<b>262</b>
<b>Four-Bit Shifter</b>	<b>264</b>
<b>State Machine Example</b>	<b>266</b>

<b>Chapter 11</b>	<b>High Level Design Flow</b>	<b>273</b>
<b>RTL Simulation</b>		<b>275</b>
<b>VHDL Synthesis</b>		<b>277</b>
<b>Functional Gate-Level Verification</b>		<b>283</b>
<b>Place and Route</b>		<b>284</b>
<b>Post Layout Timing Simulation</b>		<b>286</b>
<b>Static Timing</b>		<b>287</b>
<b>Chapter 12</b>	<b>Top-Level System Design</b>	<b>289</b>
<b>CPU Design</b>		<b>290</b>
<b>Top-Level System Operation</b>		<b>290</b>
<b>Instructions</b>		<b>291</b>
<b>Sample Instruction Representation</b>		<b>292</b>
<b>CPU Top-Level Design</b>		<b>293</b>
<b>Block Copy Operation</b>		<b>299</b>
<b>Chapter 13</b>	<b>CPU: Synthesis Description</b>	<b>303</b>
<b>ALU</b>		<b>306</b>
<b>Comp</b>		<b>309</b>
<b>Control</b>		<b>311</b>
<b>Reg</b>		<b>321</b>
<b>Regarray</b>		<b>322</b>
<b>Shift</b>		<b>324</b>
<b>Trireg</b>		<b>326</b>
<b>Chapter 14</b>	<b>CPU: RTL Simulation</b>	<b>329</b>
<b>Testbenches</b>		<b>330</b>
<b>Kinds of Testbenches</b>		<b>331</b>
<b>Stimulus Only</b>		<b>333</b>
<b>Full Testbench</b>		<b>337</b>
<b>Simulator Specific</b>		<b>340</b>
<b>Hybrid Testbenches</b>		<b>342</b>
<b>Fast Testbench</b>		<b>345</b>
<b>CPU Simulation</b>		<b>349</b>
<b>Chapter 15</b>	<b>CPU Design: Synthesis Results</b>	<b>357</b>

<b>Chapter 16 Place and Route</b>	<b>369</b>
Place and Route Process	370
Placing and Routing the Device	373
Setting up a project	373
<b>Chapter 17 CPU: VITAL Simulation</b>	<b>379</b>
VITAL Library	381
VITAL Simulation Process Overview	382
VITAL Implementation	382
Simple VITAL Model	383
VITAL Architecture	386
Wire Delay Section	386
Flip-Flop Example	388
SDF File	392
VITAL Simulation	394
Back-Annotated Simulation	397
<b>Chapter 18 At Speed Debugging Techniques</b>	<b>399</b>
Instrumentor	401
Debugger	401
Debug CPU Design	401
Create Project	402
Specify Top-Level Parameters	403
Specify Project Parameters	403
Instrument Signals	404
Write Instrumented Design	405
Implement New Design	405
Start Debug	406
Enable Breakpoint	406
Trigger Position	408
Waveform Display	408
Set Watchpoint	409
Complex Triggers	410
<b>Appendix A Standard Logic Package</b>	<b>413</b>
<b>Appendix B VHDL Reference Tables</b>	<b>435</b>
<b>Appendix C Reading VHDL BNF</b>	<b>445</b>

<b>Appendix D VHDL93 Updates</b>	<b>449</b>
<b>Alias</b>	<b>449</b>
<b>Attribute Changes</b>	<b>450</b>
<b>Bit String Literal</b>	<b>452</b>
<b>DELAY_LENGTH Subtype</b>	<b>452</b>
<b>Direct Instantiation</b>	<b>452</b>
<b>Extended Identifiers</b>	<b>453</b>
<b>File Operations</b>	<b>454</b>
<b>Foreign Interface</b>	<b>455</b>
<b>Generate Statement Changes</b>	<b>456</b>
<b>Globally Static Assignment</b>	<b>456</b>
<b>Groups</b>	<b>457</b>
<b>Incremental Binding</b>	<b>458</b>
<b>Postponed Process</b>	<b>459</b>
<b>Pure and Impure Functions</b>	<b>460</b>
<b>Pulse Reject</b>	<b>460</b>
<b>Report Statement</b>	<b>461</b>
<b>Shared Variables</b>	<b>461</b>
<b>Shift Operators</b>	<b>463</b>
<b>SLL—shift left logical</b>	<b>463</b>
<b>SRL—shift right logical</b>	<b>463</b>
<b>SLA—shift left arithmetic</b>	<b>463</b>
<b>SRA—shift right arithmetic</b>	<b>463</b>
<b>ROL—rotate left</b>	<b>464</b>
<b>ROR—rotate right</b>	<b>464</b>
<b>Syntax Consistency</b>	<b>464</b>
<b>Unaffected</b>	<b>466</b>
<b>XNOR Operator</b>	<b>466</b>
<b>Index 469</b>	
<b>About the Author 477</b>	