

Contents

1.	Overview	1
1.1	Scope.....	1
1.2	Compliance to this standard.....	1
1.3	Terminology.....	2
1.4	Conventions	2
2.	References.....	3
3.	Definitions.....	3
4.	Predefined types.....	4
5.	Verification methodology	5
5.1	Combinational verification	5
5.2	Sequential verification	6
6.	Modeling hardware elements.....	6
6.1	Edge-sensitive sequential logic.....	7
6.2	Level-sensitive sequential logic.....	11
6.3	Three-state and bus modeling	12
6.4	Modeling combinational logic	12
7.	Pragmas.....	12
7.1	Attributes.....	12
7.2	Metacomments.....	13
8.	Syntax	14
8.1	Design entities and configurations.....	14
8.2	Subprograms and packages.....	19
8.3	Types.....	23
8.4	Declarations	28
8.5	Specifications.....	34
8.6	Names	36
8.7	Expressions	38
8.8	Sequential statements.....	43
8.9	Concurrent statements.....	49
8.10	Scope and visibility.....	54
8.11	Design units and their analysis	55
8.12	Elaboration.....	56
8.13	Lexical elements	56
8.14	Predefined language environment.....	56
	Annex A (informative) Syntax summary.....	59